RTL ASIC

$30-250 USD

Zaprt

Objavljeno

pred več kot 7 leti

$30-250 USD

Plačilo ob dostavi

I am looking for the following digital block to be synthesized. An expandable memory, where I can simply edit the number of bits I would like to write to my chip. E.g. A synchronous serial to parallel converter that I can define the number of bits depending on the application. The memory will have a data, clock, chip enable, clear line.

PLC & SCADA

ID projekta: 11732977

Več o projektu

3 ponudb

Projekt na daljavo

Aktivno pred 8 leti

Želite zaslužiti?

E-naslov

Prednosti oddajanja ponudb na Freelancerju

Nastavite svoj proračun in časovni okvir

Prejmite plačilo za svoje delo

Povzetek predloga

Registracija in oddajanje ponudb sta brezplačna

3 freelancerjev je oddalo ponudbo s povprečno vrednostjo $483 USD za to delo

@loi09dt1

Please visit my profile to see my expertise. Thanks

$545 USD v 5 dneh

5,0

(1 ocena)

1,4

@aghayth

Hi I guess you should define the maximum memory of your vhdl/verilog code. I mean at synthesize time. and can define a configuration register which hold the size of the memory. this register shall be written before using the memory. we have many options here depending on your application. if you have on chip SoC processor or not.

$155 USD v 15 dneh