Verilog vhdldela

Filtriraj

Moja nedavna iskanja
Filtriraj po:
Proračun
do
do
do
Vrsta
Znanja
Jeziki
    Delovno mesto
    4,395 verilog vhdl najdenih del, po cenah EUR
    test-bench for VHDL module 6 dni left
    VERIFICIRAN/A

    I need the test bench working with modelsim to validate the module has been written in vhdl. The test bench needs to check the working stage of module.

    €13 / hr (Avg Bid)
    €13 / hr Povprečna ponudba
    10 ponudb

    microcontroller programs employing peripherals ADC and PWM peripherals Scheduling and concurrency using FSM RTOS Wireless systems and IoT State machines( Verilog) Digital Design using Verilog and software Programming FPGAs Embedded processors

    €211 (Avg Bid)
    €211 Povprečna ponudba
    19 ponudb

    Would like someone who can code in verilog-A for TFET within limited time

    €104 (Avg Bid)
    €104 Povprečna ponudba
    2 ponudb

    Looking for help on an adder project in verilog

    €21 (Avg Bid)
    €21 Povprečna ponudba
    11 ponudb
    System Verilog Project -- 2 2 dni left
    VERIFICIRAN/A

    Hi, I am looking to optimize my current system verilog code. Please let me know if you have experience implementing optimization techniques in System Verilog.

    €22 (Avg Bid)
    €22 Povprečna ponudba
    13 ponudb

    Hello, you've sent me a message earlier about a project in Xilinx and VHDL, are you still available?

    €60 (Avg Bid)
    €60 Povprečna ponudba
    1 ponudb

    Modul de inmultire, folosind sumator si registrii de deplasare

    €108 (Avg Bid)
    €108 Povprečna ponudba
    11 ponudb

    I have a project about implementing a Datapath and a Controller FSM for Fibonacci Series Calculator on Quartus and Modelsim.

    €25 (Avg Bid)
    €25 Povprečna ponudba
    9 ponudb

    Need someone to Recheck my Verilog Code for PipelineDesign

    €83 (Avg Bid)
    €83 Povprečna ponudba
    5 ponudb

    I am looking to hire someone to go through the vitter algorithm of the dynamic huffman coding and implement the encoder(compulsory) and decoder(optional) . I am willing to explain you the details of the algorithm in depth once we connect . there are several articles that I have referred to but the wikipedia description is pretty accurate so I provide the link here. There is a visual representation of the same algorithm in the other links and some accompanying text explaining. You are required to go through the vitter algorithm and implement the same. Links : 1) 2)

    €121 (Avg Bid)
    €121 Povprečna ponudba
    4 ponudb
    €79 Povprečna ponudba
    8 ponudb

    I have written the code for a simle SPI Master in verilog and also included a testbench. I want you to: 1) Add a Clock Divider to it, so that the output SPI frequecy is 1MHz 2) There are 3 SPI commands: (1) one write command, (2) multiple write command, (3) one read command. Modify the SPI master Verilog code to implement these 3 commands. Ideally, I want to specify (i) write or read, (ii) number of bytes if write command, (iii) address, (iv) data, then the code will automatically generate the correct checksum and dummy bytes. Would appreciate if the work could be finished as soon as possible. Thanks!

    €8 (Avg Bid)
    €8 Povprečna ponudba
    5 ponudb

    2 interface accessing the arbiter through clock crossing using a config register. More details will be shared later.

    €20 (Avg Bid)
    €20 Povprečna ponudba
    6 ponudb

    Need to code in ARMv7 and VHDL. Questions would be tough

    €88 (Avg Bid)
    €88 Povprečna ponudba
    6 ponudb
    Need help with VHDL Končano left

    Need help to code for a hamming coder. Please let me know if you can do it.

    €18 / hr (Avg Bid)
    €18 / hr Povprečna ponudba
    7 ponudb

    Prosimo, vpišite se ali se prijavite za več podrobnosti.

    Zapečateno Pogodba o nerazkritju informacij

    i have a code for tfet using verilog-a,i need to get a circuit from verilog-a in cadence virtuoso and design digital circuit,half adder and ring oscilator

    €17 (Avg Bid)
    €17 Povprečna ponudba
    3 ponudb

    Design, simulate and verify a synchronous digital system that detects and recognizes your student ID as password that can be used to generate an output signal. The student ID is entered to the system sequentially and synchronized to the master clock for proper operation of the system. The system is expected to generate an output logic High for 3 clock cycles if the ID sequence is detected correctly. The system will then return to the wait state, where it waits for a new sequence to be entered by user. Use any of the student ID from the group members in this design. You are free to add any additional features to your system as deemed appropriate.

    €4 / hr (Avg Bid)
    €4 / hr Povprečna ponudba
    10 ponudb

    I need someone expert in python and Verilog/VHDL

    €138 (Avg Bid)
    €138 Povprečna ponudba
    9 ponudb

    hi i want to create one image processing code for attached images . final image has different. This small dot can be any where in this white line . can you do this? code should have to find this dot in blue red ,yellow etc apart from can use only Verilog or VHDL here please send your price for this and time . Then we can start.

    €574 (Avg Bid)
    €574 Povprečna ponudba
    6 ponudb

    , I need help with, Single cycle data-path design of CPU with assembly code in Verilog.

    €216 (Avg Bid)
    €216 Povprečna ponudba
    4 ponudb
    I need help -- 2 Končano left

    Hi, I need help with, Single cycle data-path design of CPU with assembly code in Verilog.

    €7 - €21
    €7 - €21
    0 ponudb
    Need VHDL Expert Končano left

    Need a VHDL Expert designing processors

    €91 (Avg Bid)
    €91 Povprečna ponudba
    8 ponudb

    Need an expert in VHDL with Microprogrammed control unit and hardwired control unit design for a 1 bit processor

    €82 (Avg Bid)
    €82 Povprečna ponudba
    8 ponudb

    Message me for more info about the project.

    €115 (Avg Bid)
    €115 Povprečna ponudba
    18 ponudb

    Need to implement neural network testing on verilog. Need verilog coding. Training and testing done in matlab. And then testing part again done in verilog. And then compare the computational time of matlab and verilog

    €59 (Avg Bid)
    €59 Povprečna ponudba
    1 ponudb

    I need help to Define a transmitter module in Verilog using VHDL. I will provide more details in chat.

    €71 (Avg Bid)
    €71 Povprečna ponudba
    11 ponudb

    Verilog needed for this project. A developer to work quick

    €29 / hr (Avg Bid)
    €29 / hr Povprečna ponudba
    4 ponudb

    Need help with Lattice CPLD Verilog design - - simple power sequencing, GPIO registers control, I2C, RS232

    €2772 (Avg Bid)
    €2772 Povprečna ponudba
    13 ponudb

    Design an 8 bit microprocessor in VHDL with two execution stages: fetch and execute. There are two shared buses, one for address and one for data. Both the buses are connected to an external memory. There is a pdf attached which provides a more information and the expected structure of the microprocessor. Any other questions please ask in chat.

    €124 (Avg Bid)
    €124 Povprečna ponudba
    6 ponudb

    Digital designs, circuits and designs. i need help with some questions

    €18 (Avg Bid)
    €18 Povprečna ponudba
    5 ponudb

    These are just 3 simple questions needed to be completed on the topic of sequential circuits in Verilog. I have to submit this in 2 hours, so if you can do it quickly please accept this offer it is very simple.

    €13 (Avg Bid)
    €13 Povprečna ponudba
    3 ponudb

    Control DC motor by pulse frequency modulation (PFM) IN VHDL . I want code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite) End of the project I need a report

    €36 (Avg Bid)
    €36 Povprečna ponudba
    5 ponudb

    Top cell : alu I/O: bit 15 is the most significant bit. INPUTS: A(15:0) , B(15:0) , alu_code(4:0) ; OUTPUTS: C(15:0) overflow TOP MODULE: 16-bit Adder Module PRIMARY SIGNALS: BUS inputs/outputs and additional signals BUS signals: bit 15 is the most significant bit. All bus signals are named with upper case letters INPUTS: A[15:0], B[15:0],CODE[2:0] OUTPUTS: C[15:0] More details in Chat!

    €107 (Avg Bid)
    €107 Povprečna ponudba
    15 ponudb

    We are a research gr...working human study involving debugging assistance for Verilog designs. The study involves asking designers to debug mistakes in circuit descriptions, either with or without some form of debugging assistance. The debugging hints can take the form of highlighting the wire or register name with the bug, or highlighting several lines of code likely containing the bug. We are hoping to figure out what forms of debugging assistance work best in helping hardware designers fix mistakes efficiently, and eventually hope to integrate our findings into a learning tool aimed at teaching novices how to write Verilog descriptions. The study is expected to take around 45 minutes to an hour to complete, and we will compensate people familiar with Verilog $25 for...

    €9 - €26
    €9 - €26
    0 ponudb

    This is a final year project. We are struck with simulation. Need to debug our program, or else develop the project from scratch. I am attaching the code that we have wrote for your reference. We used Quartus altera for coding, and model sim for simulation. The development board is a cyclone 2. There were no errors as such. The code would simulate and after one clock cycle, the output would become 'Z'. From what I understood, the main issue is the interconnection between all the modules.

    €109 (Avg Bid)
    €109 Povprečna ponudba
    3 ponudb

    i have design some circuits and i need implement using magic also need test using irsim from () i have a pdf file to describe everything you should do , text me for more .

    €191 (Avg Bid)
    €191 Povprečna ponudba
    6 ponudb

    I need a pwm generator for vivado 2020.2 running on a zturn board 7020, complete of tcl scripts for ip creation, sim files and constraints

    €190 (Avg Bid)
    €190 Povprečna ponudba
    5 ponudb
    VHDL Designer Končano left

    This project requires the student to implement a 10-bit counter design using VHDL. The counter will have the ability to count up and down from 0 and 1000. This requires the utilization of 16 slide switches and the center push button of the Basys3 board. The 10 right-most switches (SW0 – SW9) will be used to input a preset value to the counter or the ALU. SW0 represents the LSB and SW9 represents the MSB of the input value. The center push button (BTNC) is used as the manual clock for the counter. The count should increase or decrease (depending on the selector switch, SW13) by 1 on every rising edge of this button.

    €134 (Avg Bid)
    €134 Povprečna ponudba
    12 ponudb

    Using ISE design suite. Design an 8-Bit ALU (x and y are inputs and Result is output), based on modular arithmetic and logic circuits and 8x1 line multiplexer, in VHDL. Add comments to your code whenever required. Design a test bench to verify your designed circuit functionality. Add simulation results screen shot. ** I will share more details if you will do it

    €44 (Avg Bid)
    €44 Povprečna ponudba
    3 ponudb

    Implement your design using Magic VLSI layout tool to generate your project layout Test your design using irsim to simulate your project. Reqired Magic VLSI tool is running on ubuntu OS SRAM PROJECT VLSI

    €132 (Avg Bid)
    €132 Povprečna ponudba
    4 ponudb

    I need help with my project. You must be good at RISC-V and Verilog. The project is related to Cache. Please check the file

    €24 (Avg Bid)
    €24 Povprečna ponudba
    2 ponudb

    i need help in Implement MIPS processor pipeline and instruction and data caches, using VHDL. i will provide more details in the chat.

    €44 - €45
    €44 - €45
    0 ponudb

    hi everyone, I need a fractal image compression code (for a 128*128 image) implemented on a DE2 cyclone II in the M4K memory which has 105 blocks.

    €126 (Avg Bid)
    €126 Povprečna ponudba
    3 ponudb

    This is a simple project in Verilog using System Verilog features as well. We are given the base sv file with a testbench as well, we just have to complete the file with the required code to complete the project.

    €22 (Avg Bid)
    €22 Povprečna ponudba
    1 ponudb

    write codes and the screenshot of your schematic in a text file. Then you have to make a video presentation

    €26 (Avg Bid)
    €26 Povprečna ponudba
    4 ponudb
    Verilog/VHDL Končano left

    I need a person who can do verilog

    €17 / hr (Avg Bid)
    €17 / hr Povprečna ponudba
    7 ponudb
    FPGA4student Končano left

    This VHDL project is to design and implement noise filtering, metastabiliy and synchronization of given signals

    €196 (Avg Bid)
    €196 Povprečna ponudba
    5 ponudb

    I want program code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite) and I hope all of these including in the report also simulation in one report

    €50 (Avg Bid)
    €50 Povprečna ponudba
    6 ponudb
    vhdl encoder Končano left

    I am looking for a real-time A-law/U-law encoder written in VHDL for implementing in a Lattice XP2 FPGA. The input to the encoder will be 16 bit PCM16, the output will be 8 bit a-law/U-law. The PCM16input will comprise of 24 channels. The CODEC will have 1 16 bit input. The 2k channels will be fed into the codec sequentially in blocks of 32 16bit samples. The CODEC shall handle a total of 10 Megasamples/second in real time. Each block of 32 16bit PCM data will be accompanied with a 4 bit channel number 0-23. The 8 bit companded output should have an extra 4 bit output that will hold the channel address that corresponds to the PCM channels from which it was created. The target FGA is a Lattice XP2-8 but the code will be demonstrated in the Lattice XP5 eval board as attached.

    €1875 (Avg Bid)
    €1875 Povprečna ponudba
    2 ponudb